National Institute of Technology, Hamirpur(HP)

Name of Examination: B.Tech (May-2023)

Branch: Electronics & Comm. Engineering Course Name: Low Power VLSI Design Techniques Time: 3Hours Note: All questions are compulsory. Semester : 8<sup>th</sup> Course Code: **EC-461** Maximum Marks: **50** 

Roll No

1. a) What do you mean by precomputation logic?

Dr Gargs Khein

b) Design a scaled chain of inverters such that the delay time between the logic gate input(Cg = 20 fF) and a load capacitance 2 pF in minimized.

c) Compare performance of two transistors with subthreshold slope of 60mV/decade and 100mV/decade.

- d) Describe the causes for glitching power dissipation.
- e) What is slack time? How it is important for implementation of Duel Vt technique.
- e) Define skew and jitter in clock distribution network.

(2\*6)

(8)

 Describe the propagation of static probability and transition density in logic circuits. Write down the algorithm for gate level power analysis for combinational circuits using these statistical parameters. Find out the transition density of output of 2:1 multiplexer circuit static probabilities of the inputs A,B and select line S are 0.1, 0.2, 0.3 and transition density of inputs are 4,3 and 5 respectively.

 a) Describe the circuit and working of a self clock gating positive edge triggered transmission gate Flip Flop.

b) Design a circuit for implementation of function

 $F = \overline{A. (B+C) + D.E}$ 

Using compound gate logic with minimum delay. Calculate the minimum delay of your design when there is a maximum input capacitance of 15 units on each input and output load capacitance is of 150 units

(5, 5)

3. a) Describe the statistical approach to define the stopping criteria and MONTE CARLO power simulation process. The standard deviation of the power samples has been observed to have  $\pm 10\%$  fluctuation from the mean. How many samples are required so that 95% confidence that error of sample mean is within ±5%. How many more samples are required if confidence level is 99%.

b) Describe the need and concept of bus invert encoding for low power dissipation.

4. a) Describe and find out the short circuit power dissipation. List down all the assumption considered. Explain the short circuit current variations with input signal slope and output load.

b) Describe the method of Datapath module characterization for the power analysis at the architectural level. Explain the model used for the analysis of multibit adder.

(5, 5)

(5, 5)